

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization**  
International Bureau



**(43) International Publication Date**  
**8 November 2001 (08.11.2001)**

**(10) International Publication Number**  
**WO 01/84845 A2**

## PCT


- (51) **International Patent Classification<sup>7</sup>:** **H04N 7/24**
- (21) **International Application Number:** PCT/US01/12774
- (22) **International Filing Date:** 19 April 2001 (19.04.2001)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
60/201,052 1 May 2000 (01.05.2000) US
- (71) **Applicant (for all designated States except US):** **THOMSON LICENSING S.A.** [FR/FR]; 46, quai Alphonse Le Gallo, F-92648 Boulogne Cedex (FR).
- (72) **Inventors; and**
- (75) **Inventors/Applicants (for US only):** **SENDELWECK, Gene, Karl** [US/US]; 5415 East 72nd Street, Indianapolis, IN 46250 (US). **RENEAU, Daniel, Lee** [US/US]; 11233 Garrick Court, Fishers, IN 46038 (US).
- (74) **Agents:** **TRIPOLI, Joseph, S. et al.**; Thomson Multimedia Licensing Inc., P.O. Box 5312, Princeton, NJ 08540 (US).
- (81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— *without international search report and to be republished upon receipt of that report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

- (54) Title: CROSSTALK REDUCTION IN A VIDEO SIGNAL SELECTOR**



- (57) **Abstract:** A video signal input selector is subject to cross coupling between selectable video signals. The input selector comprises a video amplifier coupled to amplify a video signal selected from said selectable video signals. A controllable switch has first and second elements, the first element receives the selected video and is coupled to signal ground. The second element receives the selected video and is coupled to the amplifier. During a first condition the first element is controlled to be open circuit and the second element is controlled to be short circuit coupling the selected video signal to the video amplifier. In a second condition the first element is controlled to short circuit the selected video signal to the signal ground and the second element is controlled to be open circuit substantially inhibiting the selected video signal from coupling to the video amplifier.

AI ~~RCA~~ PFO 30027  
CITED BY APPLICANT

**WO 01/84845 A2**

## CROSSTALK REDUCTION IN A VIDEO SIGNAL SELECTOR

This invention relates to the field of signal source selection and in particular to the reduction of crosstalk between signals coupled for source selection.

BACKGROUND OF THE INVENTION

In typical analog video signal source selectors, for example switching matrices or vision switchers, the physical circuit layout is given as much attention as the circuit design of the switching or cross point elements. For example, on printed conductor boards, a ground plane may be interspersed between signal carrying conductors. Similarly grounded conductive layers may be used separate signals likely to contain frequencies having a greater susceptibility to cross coupling to adjacent signal conductors. Often coaxial cable conductors are employed or printed conductors arranged to emulate transmission line characteristics in order to inhibit unwanted coupling of signal energy into adjacent circuits. In a video display device such preventative crosstalk prevention methods may be precluded by virtue of physical space, display layout and product cost. Thus, a video display device which can be capable of receiving multiple baseband analog signal inputs in both standard and high definition TV signal formats from such sources as digital or analog recorders, a satellite TV receiver, DVD player, or computer, may be subject to undesirable and unwanted picture impairment resulting from signal cross coupling.

Component signal formats often comprise a luminance signal with red and blue color difference signals, frequently expressed as Y Pr Pb, and for a digitally derived signal of standard definition, can contain a luminance signal spectra extending to about 5 MHz. Similarly a luminance signal derived from a high definition source can result in a luminance signal spectra extending to 20 MHz and beyond. Typically the color difference signals are constrained to have significantly less bandwidth, typically half or a quarter that of the luminance component and hence these signals pose a less severe crosstalk threat.

Furthermore multiple input signals can occur in both standard and high definition TV signal formats which are asynchronous one with the other, or expressed another way, the plurality of input signals have differing timebase frequencies. Hence, crosstalk susceptible signals will be more obviously displayed as a consequence of the relative motion between the synchronizing signals of the selected signal and the timebase of the unwanted cross coupled component.

In the exemplary switching matrices and vision switchers mentioned previously, input signals are often synchronized or standards-converted to achieve a common timebase frequency. In addition, such synchronized or standards converted signals are usually coupled within the matrix or switcher to enable simultaneous signal selection at multiple destinations. Thus it can be appreciated that the various physical coupling methods described earlier, directed to the prevention of unwanted signal coupling are an essential prerequisite. Hence any residual cross coupling can only exist as a consequence of crosstalk across the signal source selector or switch to produce an unwanted signal at the signal processing destination. Such cross coupling can often occur at the signal source selector by virtue of parasitic capacitance present between open circuit or non-selected switching contacts or elements. Thus signal source selectors frequently have the form of a series shunt combination of switching elements. In this arrangement a series switch element couples or inhibits coupling of the wanted signal to the destination. The shunt switch element is turned on when the series switch element is open thus effectively grounding the output of the series switch and removing any unwanted signals coupled via the parasitic capacitance of the open circuit series switch. A series shunt switching combination is controlled in an inverse manner such that when one switching element is on the other is off, in this way any unwanted crosstalk signals are largely prevented for contaminating the wanted signal source selection.

However, as mentioned previously, the preventative crosstalk techniques employed in video matrices although desirable are generally precluded from use in a video display device by cost and space considerations.

As a consequence a video display device capable of selecting between multiple viewing sources, some asynchronous, in both standard and high definition formats can result in severe signal crosstalk with wanted picture degradation. Furthermore, although the series shunt switching arrangement described previously provides a remedy for signal coupling or leakage across the series switch element, any cross coupling occurring prior to the series shunt switching elements is largely unremedied, with the consequence that the selected picture remains impaired.

### SUMMARY OF THE INVENTION

Cross coupling in a video selector between unwanted and wanted signals is obviated by an inventive switching arrangement. A video amplifier is coupled to amplify a selected video signal. A controllable switch has first and second elements, the first element receives the selected video signal and is coupled to a signal ground. The second element receives the selected video signal and couples to the video amplifier. In a first condition the first element is controlled to be open circuit and the second element is controlled to be short circuit controllably coupling the selected video signal to the video amplifier. In a second condition the first element is controlled to be short circuit coupling the selected video signal to the signal ground and the second element is controlled to be open circuit substantially inhibiting coupling to the video amplifier.

### BRIEF DESCRIPTION OF THE DRAWING

Figure 1 is a simplified block diagram of a video signal selector for a display apparatus including inventive arrangements.

### DETAILED DESCRIPTION

A video input selector for a multimedia display device is depicted in simplified form in FIGURE 1. FIGURE 1 includes selector 5, which forms part of integrated circuit 6, allows user selection by means of I<sup>2</sup>C control bus, between a composite encoded video signal Vc, for example, a NTSC or PAL encoded signal, and a luminance signal component Yc input from a signal source which provides separate luminance and chrominance signal components, for example S-Video, coupled via connector J2. Switch 4 couples the composite encoded video signal,

(NTSC or PAL), to a comb filter within IC 6 that removes color subcarrier signals and provides separation of luminance and chrominance (chroma) components from the composite signal Vc. Switch 3 selects the luminance video component Yc input from an S-video signal input at connector J2. Since the luminance component Yc represents a separated or derived luminance signal it does not require comb filtering to remove any color subcarrier signal, thus it is coupled within IC 6 to a point following comb filter processing. Integrated circuit 6, for example an F2PIP/Comb filter, generates both a chrominance signal (chroma) and a luminance signal (Yo) responsive to selection controlled by the I<sup>2</sup>C control bus. Signal Yo is coupled via a wire conductor to provide an input signal that is coupled via printed conductor track 24A to a series connected resistor R3 and via printed conductor track 24B to selector switch 1 of IC 2, for example CMOS type 74HC4053. The chrominance signal, chroma, from block 6 is coupled directly to video processor integrated circuit IC 1, for example Toshiba type TA1276, for demodulation to produce color difference signal components. The demodulated color difference signals for example I/Q or R-Y/B-Y are output from video processor IC 1 and coupled to selector switch S2 of IC 3 which facilitates selection between demodulated color difference signals and component input color difference signals, Pr/Pb from an external signal source.

An external component signal, for example denoted as Y Pr Pb and originating from, for example, a VCR, DVD player, satellite or terrestrial digital television DTV receiver can be applied to input connector J1. As described, depending on the signal source the external luminance signal Yext can contain signal frequency components in the order of 5 MHz for signals from a DVD player, and in excess of 20 MHz for DTV signal derived from a high definition television signal source. Signals Y, Pr, Pb present at connector J1 are terminated by resistors R6, R7, and R8 respectively and coupled directly to circuit block 10. External color difference component signals Pr and Pb are coupled, via protection circuitry not shown but similar to that shown for luminance signal Yext, to switch S2A of integrated circuit IC 3, for example CMOS type 74HC4053, for selection as described previously. The external luminance component signal

Yext is coupled via printed conductor track 22A where it is divided and applied to a pair protection networks formed by a series connected resistor R1(R2) and capacitor C3 (C4) and terminated by a Zener diode D1 (D2) which is connected to ground. Zener diodes D1 and D2 provide asymmetrical voltage amplitude protection and have different breakdown voltages in correspondence with expected operating signal amplitudes.

Luminance signal Yext is AC coupled by capacitor C3 and supplied as signal Yext1 to selector switch S2B of integrated circuit IC 3 for coupling to video processor IC 1 as signal Y2in. Similarly signal Yext is AC coupled by capacitor C4 and supplied as signal Yext2 to switch S1 of integrated circuit IC 2 for coupling as a synchronizing signal to integrated circuit T4 (not shown).

Stray or parasitic capacitance can exist between printed conductor tracks 22B and 22BB respectively, and track 24B. These stray capacitances are depicted as capacitors Cs1 and Cs2 shown with dashed lines. It can be appreciated that when a luminance signal Yext is present on connector J1, high frequency energy present in signals Yext1 and Yext2 will be coupled via stray capacitors Cs1 and Cs2 to on conductor 24B and luminance signal Yo. Similarly luminance signal Yo will be coupled onto conductor tracks 22B and 22BB. However, this reciprocal cross coupling is avoided because signal Yo is inhibited when viewing external component signals, as will be explained.

When an external component signal is selected for viewing, by means of the I<sup>2</sup>C bus, switches S1 and S2A/B of circuit block 10 change from the position depicted in FIGURE 1 to permit coupling of luminance signal Yext to video processor IC 1 and to provide a delayed signal for synchronizing integrated circuit T4 ( not shown). Furthermore selecting the external component signal also results in switches 3, 4, and 5 within the FPIP/Comb filter IC 6 assuming a condition which removes both chrominance signal (chroma), and luminance signal (Yo) from the output of block 6. Thus, no internally processed luminance or chrominance signals are coupled to selector 10, and printed conductors tracks 24A and 24B. Thus unwanted cross coupling between internal luminance signal Yo and external luminance signals Yext1/Yext2 is prevented.

When viewing an internally derived signal, unwanted cross coupling between an external luminance signal Yext1/Yext2 and internal luminance signal Yo is advantageously prevented by an inventive arrangement shown in block 16 which will now be described.

5           Selection between an external component signal and the various internally derived signals is controlled by addressing the various switching elements via the I<sup>2</sup>C control bus. Video processor IC 1 receives the I<sup>2</sup>C control bus and generates switch control signal 1 which is coupled to switches S1 and S2A/B which provide a series switching function to select between internal and  
10 external luminance and color difference signals. In addition control signal 1 is coupled to an inventive shunt switch shown in block 16 and applied to the base terminal of an NPN transistor Q1 via resistor R5. The base terminal of transistor Q1 is also coupled to ground via resistor R4 thus providing a potential divider for control signal 1. The collector of transistor Q1 is connected to the base terminal  
15 of an NPN transistor Q2 and to a power supply, for example +9v, via resistor R3. The emitter terminals of transistors Q1 and Q2 are connected to ground. The collector of transistor Q2 is connected to a pair of capacitors C1 and C2. Capacitor C2 is connected to the junction of capacitor C3, zener diode D1 and an input of switch S2 at conductor 22B. Similarly capacitor C1 is connected to the  
20 junction of capacitor C4, Zener diode D2 and an input of switch S1B at conductor 22BB.

Operation of inventive shunt switch 16 will now be explained. When an external component signal is selected control 1, at 20, assumes a positive voltage value of approximately 5 volts or greater, and conversely when the  
25 internally derived signals are selected control 1 assumes a low or substantially zero voltage value. Thus with external components selected, the positive voltage of control 1 causes transistor Q1 to turn on and assume a saturated state. With transistor Q1 saturated, transistor Q2 receive no base current and is held off with the collector terminal assuming a high impedance. Thus, capacitors C1 and C2  
30 are effectively connected in series between nominally identical, AC coupled signals Yext1 and Yext2 present on conductors 22B and 22BB respectively. As

described previously, unwanted cross coupling of internal signal  $Y_o$  via stray capacitors  $Cs1$  and  $Cs2$  into external luminance signals  $Y_{ext1}/Y_{ext2}$  is prevented within block 5.

When internally derived components are selected for display, switch control 1 has a nominally zero voltage value which turns transistor Q1 off causing the collector terminal to become a high impedance. With transistor Q1 off resistor R3 supplies current from the positive supply to the base of transistor Q2 which is sufficient to cause saturation. With transistor Q2 saturated, a very low impedance is formed between the transistor collector and emitter terminals, which effectively connects the junction of capacitors C1 and C2 to ground at the emitter of transistor Q2. Thus capacitors C1 and C2 are controlled or switched to form AC signal attenuators that reduce the amplitude of external luminance signals  $Y_{ext1}$  and  $Y_{ext2}$  present on conductors 22B and 22BB. Capacitor C2 forms a shunt path for signal  $Y_{ext1}$  with attenuation occurring across resistor R1 and capacitor C3 which attenuates the amplitude of signal  $Y_{ext1}$  by about 30 dB at 5 MHz and about 41 dB at 20 MHz. Similarly for capacitor C1 which forms a shunt path for signal  $Y_{ext2}$  with attenuation occurring across resistor R2 and capacitor C4 yielding a similar attenuation of signal  $Y_{ext2}$ . The AC signal attenuation that result from grounding capacitors C1 and C2 at the collector of transistor Q2 may also be considered to form selectable or switched lowpass filters having a corner frequency of about 165 KHz. Furthermore, if the impedance to ground at the junction of capacitor C4, Zener diode D2 and an input of switch S1 is defined by a high value resistor, for example 10 kilo ohm, connected in parallel or across switched capacitor C1, the selectable lowpass filter can be considered a selectable or switchable bandpass filter. With the exemplary 10 kilo ohm resistor in parallel with capacitor C1, a low frequency -3 dB point of about 150 Hz and a high frequency -3 dB point of about 160 KHz result which can advantageously provide filtering to remove power line and high frequency noise components present on conductor 22BB.

When internally derived components are selected for viewing any external luminance component signal input to the display will advantageously be



attenuated and severely lowpass filtered at the input to selector switches 1 and 2. However this frequency dependent attenuation is controllably removed when an external component signal is selected for viewing. Thus high amplitude, high frequency signals present in an external luminance signal are advantageously  
5 attenuated to a level within the module at which cross coupling between conductors, and/or across open circuit switching elements, is substantially eliminated and rendered invisible.

What is claimed is:

- 1 1. A video signal input selector subject to cross coupling between selectable  
2 video signals, comprising:  
3 a video amplifier coupled to amplify a video signal selected from  
4 said selectable video signals; and,  
5 a controllable switch having first and second elements, said first  
6 element receiving said selected video and coupled to signal ground and said  
7 second element receiving said selected video and coupled to said amplifier,  
8 wherein during a first condition said first element is controlled to be  
9 open circuit and said second element is controlled to be short circuit coupling  
10 said selected video signal to said video amplifier, and in a second condition said  
11 first element is controlled to short circuit said selected video signal to said signal  
12 ground and said second element is controlled to be open circuit substantially  
13 inhibiting said selected video signal coupling to said video amplifier.
- 1 2. The video signal input selector of claim 1 wherein said first element  
2 includes a switched frequency sensitive network.
- 1 3. The video signal input selector of claim 1, wherein said first element  
2 includes a switched lowpass filter.
- 1 4. The video signal input selector of claim 1, wherein said first element  
2 includes a lowpass filter controllably activated during said second condition.
- 1 5. The video signal input selector of claim 1, wherein said second condition  
2 said selected video signal is deselected and controllably attenuated.
- 1 6. The video signal input selector of claim 1, wherein said second condition  
2 said selected video signal is deselected and lowpass filtered.


1 7. The video signal input selector of claim 1, wherein said second condition a  
2 DC condition existing at said first element receiving said selected video is  
3 substantially unchanged.

1 8. A video display apparatus with video signal selection comprising:  
2 a source of a video signal;  
3 a video amplifier coupled to amplify a selected video signal; and  
4 a controllable switch having first and second elements, said first  
5 element being coupled to said source and a signal ground and said second  
6 element being coupled to said source and said amplifier,  
7 wherein during a first condition said first element is controlled to be  
8 open circuit and said second element is controlled to be short circuit selecting  
9 said video signal for coupling to said video amplifier, and in a second condition  
10 said first element is controlled to be short circuit and second element is  
11 controlled to be open circuit deselecting said video signal and inhibiting coupling  
12 to said video amplifier.

1 9. The video display apparatus of claim 7, where in said second condition said  
2 video signal coupled to said first switch element is lowpass filtered.

1 10. The video display apparatus of claim 7, where in said second condition said  
2 video signal coupled to said first switch element is attenuated in amplitude.

1 11. The video display apparatus of claim 7, wherein said second condition a DC  
2 condition existing at said first element receiving said selected video is  
3 substantially unchanged.



**Fig. 1**

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
8 November 2001 (08.11.2001)

PCT

(10) International Publication Number  
**WO 01/84845 A3**

(51) International Patent Classification<sup>7</sup>: **H04N 5/21**,  
5/44, 9/64

(21) International Application Number: **PCT/US01/12774**

(22) International Filing Date: **19 April 2001 (19.04.2001)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:  
60/201,052 **1 May 2000 (01.05.2000)** **US**

(71) Applicant (for all designated States except US): **THOMSON LICENSING S.A.** [FR/FR]; 46, quai Alphonse Le Gallo, F-92648 Boulogne Cedex (FR).

(74) Agents: **TRIPOLI, Joseph, S. et al.**; Thomson Multimedia Licensing Inc., P.O. Box 5312, Princeton, NJ 08540 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **SENDELWECK, Gene, Karl** [US/US]; 5415 East 72nd Street, Indianapolis, IN 46250 (US). **RENEAU, Daniel, Lee** [US/US]; 11233 Garriek Court, Fishers, IN 46038 (US).


Published:

— with international search report

(88) Date of publication of the international search report:  
**21 February 2002**

[Continued on next page]

(54) Title: **CROSSTALK REDUCTION IN A VIDEO SIGNAL SELECTOR**



(57) Abstract: A video signal input selector is subject to cross coupling between selectable video signals. The input selector comprises a video amplifier coupled to amplify a video signal selected from said selectable video signals. A controllable switch has first and second elements, the first element receives the selected video and is coupled to signal ground. The second element receives the selected video and is coupled to the amplifier. During a first condition the first element is controlled to be open circuit and the second element is controlled to be short circuit coupling the selected video signal to the video amplifier. In a second condition the first element is controlled to short circuit the selected video signal to the signal ground and the second element is controlled to be open circuit substantially inhibiting the selected video signal from coupling to the video amplifier.

WO 01/84845 A3



*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTERNATIONAL SEARCH REPORT

International Application No

PC./US 01/12774

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H04N5/21 H04N5/44 H04N9/64

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04N H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 012, no. 379 (E-667), 11 October 1988 (1988-10-11) & JP 63 127615 A (NEC HOME ELECTRONICS LTD), 31 May 1988 (1988-05-31) abstract	1-6, 8, 10
X	PATENT ABSTRACTS OF JAPAN vol. 012, no. 158 (E-608), 13 May 1988 (1988-05-13) & JP 62 269577 A (MATSUSHITA ELECTRIC IND CO LTD), 24 November 1987 (1987-11-24) abstract	1-6, 8, 10
	---	
	---	
	-/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&amp;\* document member of the same patent family

Date of the actual completion of the international search

22 October 2001

Date of mailing of the international search report

30/10/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, 1x 31 651 epo nl.  
Fax: (+31-70) 340-3016

Authorized officer

Fuchs, P

# INTERNATIONAL SEARCH REPORT

International Application No

PC1/US 01/12774

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 012, no. 007 (E-571), 9 January 1988 (1988-01-09) & JP 62 166614 A (MATSUSHITA ELECTRIC IND CO LTD), 23 July 1987 (1987-07-23) abstract ---	1,8
A	GB 2 307 122 A (THOMSON MULTIMEDIA SA) 14 May 1997 (1997-05-14) abstract page 2, paragraph 1 - paragraph 7 page 4, paragraph 7 -page 5, paragraph 3; figure 2 ---	1,8
A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 393 (E-1402), 22 July 1993 (1993-07-22) & JP 05 068214 A (MATSUSHITA ELECTRIC IND CO LTD), 19 March 1993 (1993-03-19) abstract -----	1,5,8,10



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PC1/US 01/12774

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 63127615	A	31-05-1988	NONE	
JP 62269577	A	24-11-1987	NONE	
JP 62166614	A	23-07-1987	NONE	
GB 2307122	A	14-05-1997	NONE	
JP 05068214	A	19-03-1993	NONE	

**THIS PAGE BLANK (USPTO)**